ELEC 2210 Spring 2009 Dr. Roppel Test 3 Study Guide Test 3 is Wed. April. 22 in class. Read each covered section, and work all exercises and examples. The test will be closed book, notes, etc. Calculators may be used for numerical calculations only. Use of calculators or other devices as a memory aid will be considered cheating. Chapter 5? BJT?s Sections: All except 5.10. Transport model equations 5.13 and 5.17 will be given. You should be able to.... Work all the practice problems, exercises, and examples. Draw characteristics for the two types of BJT?s. Determine the type of BJT from given characteristics and from circuit symbols. Solve DC circuits involving BJT?s. Identify the operating regions. Solve a 4-resistor bias circuit similar to Example 5.9. Memorize the following: Equation 5.43 Forward Active region ? Early effect Fig. 5.24 ? Saturation region model Chapter 6 ? Digital Basics and NMOS Logic Sections: 6.1-6.6.1 You should be able to.... Work all the exercises and examples. Define noise margin, propagation delay, and power-delay product. Design NMOS logic circuits using resistor load and saturated NMOS loads. Chapter 7 ?CMOS Logic Sections: 7.1-7.7, except 7.2.2 You should be able to.... Work all the exercises and examples. Design CMOS logic circuits, and apply scaling for load and speed.
Want to see the other 1 page(s) in test3-studyguide.docx?JOIN TODAY FOR FREE!